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Binary extension (or Galois) fields GF (2m) have been
widely studied due to their use in several important applica-
tions, such as cryptography, error control codes and digital
signal processing. These applications require efficient hard-
ware implementations of GF (2m) arithmetic operations,
particularly multiplication, which is considered the most
important and complex one. The complexity of GF (2m)
multiplication depends on the representation basis and on the
defining irreducible polynomial f(y) selected for the finite
field. For efficient hardware implementations, polynomial
basis and irreducible trinomials or pentanomials are nor-
mally used. Any element A ∈ GF (2m) can be represented in
the polynomial basis {1, x, . . . , xm−1} as A =∑m−1i=0 aixi,
with ai ∈ GF (2), where x is a root of the irreducible
polynomial f(y) =
∑m
i=0 fiy
i. Polynomial basis multipli-
cation C = A · B requires a polynomial multiplication
followed by a reduction modulo an irreducible polynomial.
Mastrovito [1] proposed an efficient bit-parallel polynomial
basis multiplier in which a product matrix was introduced
to combine the above two steps together. A new polynomial
basis multiplication method applied to irreducible trinomials
was proposed in [2], where the functions Si and Ti given by
the addition of terms xk = (akbk) and z
j
i = (aibj + ajbi),
with ai, bi ∈ GF (2), were obtained from the decomposition
of a product matrix. The addition of these functions is used
for the computation of the product of two GF (2m) elements.
In [3], the above method was applied to type II irreducible
pentanomials and the functions Si and Ti were split in the
form Si = sikS
k
i + . . .+ s
i
0S
0
i and Ti = t
i
kT
k
i + . . .+ t
i
0T
0
i ,
with sij , t
i
j ∈ GF (2) and k = blog2mc. The terms Sji and Tji
represent the sum of 2j products akbl and therefore can be
implemented as a j-level complete binary tree of XOR gates.
The addition in pairs of binary trees with the same depth
leads to a reduction of the multiplication delay. However,
splitting method imposes hard restrictions (given by the
use of parenthesis in the expressions of the coordinates)
for the addition of Sji and T
j
i terms in order to reduce
the number of XOR levels. These restrictions could not be
efficient for a synthesis tool in order to map that expressions
into FPGA’s logic blocks. If parenthesized restrictions are
removed, more freedom could be given for the synthesizer
to find an optimized implementation of the multiplier.
In this work, efficient Xilinx FPGA implementations of
GF (2m) bit-parallel polynomial basis multipliers for irre-
ducible trinomials are presented. Based on [2], a new gen-
eral algorithm for multiplication over irreducible trinomials
f(y) = ym + yn +1, with 1 ≤ n ≤ (m+1)/2, is proposed
and the splitting method given in [3] is applied to these
irreducible polynomials. Furthermore, in order to optimize
the synthesis of the multipliers, a new approach for the
computation of the product is used where the splitting of
Si and Ti terms is performed, but the restriction given by
the addition in pairs of binary trees with the same depth
has been removed. In this way, Xilinx tools are free to
optimize the synthesis of the multiplier. Several GF (2m)
multipliers for different binary fields have been described in
VHDL and their post-place and route implementation results
in Xilinx Artix-7 have been reported. Experimental results
show that the multiplier here proposed exhibits the best
delay and Area×Time complexities when it is compared
with similar multipliers found in the literature. Moreover,
the new approach also achieves the lowest number of slices
in most of the implemented multipliers.
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